Abstract
Introduction
Flyback converter using DC source is a well-known circuit topology. However, flyback converter with a three-phase AC source supply with three power switching devices is a new topology as shown in figure 1 [1] . The topology used required less complicated PWM switching pattern and less driver circuit compared to the conventional six power switching devices bridge topology. The circuit comprises of a controlled bridge rectifier with three power IGBTs (M1, M2 and M3) types BUP314, snubber circuits L s and R s , twelve fast switching diodes (D1 to D12) type BYP101, a low pass LC filter with damper resistor R, a high frequency transformer, a secondary diode D L , a capacitor C L and a load. The power switching devices are switched using PWM switching scheme so that the harmonic current injected back to the utility system could be controlled [2] . The PWM is generated using digital technique, thus, provides improvement over their analogue counterpart [3] . They are immune to noise and less susceptible to voltage and temperature changes. The process of generating PWM is implemented in a single Xilinx XC4005E chip, thus, makes the modulator very compact, flexible design and occupy less space [4] [5] .
The PWM pattern requirement is unique where overlapping of three signal of PWM pattern must be avoided. The overlap signal will increase the low harmonic order component in the input AC current. Single device stay on is also must be avoided to prevent freewheeling current circulating in the bridge circuit that reduces the power transfer to the load circuit [6] [7] [8] .
Digital PWM Modelling
The process of generating three-phase PWM is shown in figure 2 . 
Sector a
In sector a the PWM pattern is produced by comparing sampled modulating signal of red phase VRed 2n-1 with the 'W' shape carrier as shown in figure 3. The red-phase sample signal is sampled based on equation 1
Where n is the number of carrier pulse and T carrier is the carrier period.
An extended scale of the modulating signal and the carrier signal is shown in figure 4.
Figure4: Turn-on time for sector a Figure 4 obviously shows that the turn-on time t_on_a 2n [2] Where T clock is the period of the main clock signal used to clock the up-down counter. The mathematical model to simulate the PWM pattern for this sector is based on the following condition:-For the region start from t 2n-2 to t 2n : 1. Set pulse to high from (t 2n-1 -ta 2n-1 ) to (t 2n-1 + ta 2n-1 ). 2. Other region, set pulse to low.
Sector b
In sector b, the 'M' shape carrier is compared with the sample-modulating signal to produce PWM pattern as shown in figure 5 .
From figure 5 , the turn-on time t_on_b 2n is calculated as equation (3) Where n = 1 to m-1, m = is maximum carrier pulse number. However at n = 0 and n = m,
Thus, the mathematical model to simulate the PWM pattern for this sector is based on the following condition:
From t 2n-1 to t 2n+1 :
1. Set pulse to high start from (t 2n -tb 2n ) to (t 2n + tb 2n ) and set pulse to low for other region where n = 1 to m-1. 2. At t 0 , set pulse to high start at 0 to tb 0 and set pulse to low from (t 1 -t_on_b 0 ) to t 1 . 3. At t 2m , set pulse to high start at (t 2m -t_on_b 2m ) to t 2m and set pulse to low from t 2m -1 to (t 2m -t_on_b 2m ).
Sector c
The PWM pulses in sector c is the results of combination between pulses in sector a and sector b as shown in figure 6. 
PWM duty Cycle
From equation (2) and (3), the total turn-on time T on for a half cycle is calculated as equation (4). [4] The duty cycle for 50 Hz frequency becomes; [5] The dead time between the two pulses at the end of region c is very critical where it must be longer then the turn-off time ts off of the power switching devices. This ensures that the device is completely turn off before the next device turn on. Thus, [6] Equation (6) also determined the maximum pulse width allowable for the converter to operate in the discontinuous current mode.
Results
The following results are based on the clock frequency of 4.59MHz. Two 8-bit reversible up-down counters are used to generate carrier waveforms with the frequency of 9 kHz. The three-phase PWM is generated using Xilinx FPGA. PSpice software is used for simulation. MathCAD software is used for mathematical model and analysis. The PWM pattern for sector a is shown in figure 7 . For sector b, the PWM pattern is shown in figure 8 . The results show that mathematical analysis is more appropriate to simulate and analyse the digital PWM compare to PSpice simulation software. Mathematical analysis is able to calculate other related information on the PWM pattern.
Conclusion
The model and analysis of digital PWM using mathematical approach were demonstrated. The method shows that besides generating exact pattern of digital PWM, it is also enable to analyse the digital pattern precisely as compared to PSpice simulation software. Since the mathematical approach of model PWM is based on the actual procedure of PWM being generated, the model could be used as a benchmark and reference for digital PWM. 
